DS05-10174-3E

MEMORY

CMOS 1M × 4 BIT FAST PAGE MODE DYNAMIC RAM

MB81V4400C-60/-70

CMOS 1,048,576 × 4 BIT Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB81V4400C is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 4-bit increments. The MB81V4400C features a "fast page" mode of operation whereby high-speed random access of up to $1,024 \times 4$ -bits of data within the same row can be selected. The MB81V4400C DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V4400C is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V4400C is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V4400C are not critical and all inputs are LVTTL compatible.

■ PRODUCT LINE & FEATURES

Paran	neter	MB81V4400C-60	MB81V4400C-70
RAS Access Time		60 ns max.	70 ns max.
CAS Access Time	A	15 ns min.	20 ns min.
Address Access Time		30 ns max.	35 ns max.
Random Cycle Time		110 ns max.	125 ns max.
Fast Page Mode Cycle Tim	ie	40 ns min.	45 ns min.
Low nower Discinction	Operating current	220 mW max.	195 mW max.
Low power Dissipation	Standby current	7.2 mW max. (LVTTL level)/3	3.6 mW max. (CMOS level)

- 1,048,576 words × 4 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 1024 refresh cycles every 16.4 ms
- Self refresh function

- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write Capability
- On chip substrate bias generator for high Performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	louт	-55 to +50	mA
Storage Temperature	Тѕтс	-55 to +125	°C


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ PACKAGE



Package and Ordering Information

- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB81V4400C-xxPFTN
- 26-pin plastic (300 mil) TSOP-II with reverse bend leads, order as MB81V4400C-xxPFTR





■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

			(IA	= 23 O, 1 = 1 WILLE)
Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao toAo	CIN1	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	7	pF
Input/Output Capacitance, DQ ₁ to DQ ₄	CDQ	_	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS





Designator	Function
DQ1 to DQ4	Data Input/Output.
WE	Write Enable.
RAS	Row address strobe.
A ₀ to A ₉	Address inputs.
Vcc	+3.3 volt power supply
ŌĒ	Output enable.
CAS	Column address strobe.
Vss	Circuit ground.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp
Supply Voltage	1	Vcc	3.0	3.3	3.6	V	
Supply voltage	1	Vss	0	0	0	V	
Input High Voltage, all inputs	1	Vıн	2.0	_	Vcc + 0.3	V	0°C to +70°C
Input Low Voltage, all inputs*	1	Vıl	-0.3	_	8.0	V	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any four of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 5. First, ten row address bits are input on pins A₀-through-A₉ and latched with the <u>row</u> address strobe (RAS) then, ten column address bits are input and latched with the <u>column address</u> strobe (CAS). Both row and column addresses must be stable on or before the falling edge of CAS and RAS, respectively. The flow-through latch type is used for the address latch; thus, address information appearing after transfer (min.)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{\text{WE}}$. When $\overline{\text{WE}}$ is active Low, a write cycle is initiated; when $\overline{\text{WE}}$ is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three <u>basic ways</u>—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ₁-DQ₄) is <u>strobed</u> by \overline{CAS} and the setup/hold times are referenced to the falling edge of \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the falling edge of \overline{WE} .

DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

trac: from the falling edge of RAS when trcd (max.) is satisfied.

tcac: from the falling edge of \overline{CAS} when trcd is greater than trcd (max.).

taa: from column address input when trad is greater than trad (max.).

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

The data remains valid until either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of $1,024 \times 4$ -bits can be accessed and, when multiple MB81V4400Cs are used, \overline{CAS} is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

Parameter			Symbol	Conditions		Unit		
Parame	etei	Notes	Syllibol	Conditions	Min.	Тур.	Max.	Oilit
Output high voltage	Output high voltage		Vон	lон = −2 mA	2.4	_	_	V
Output low voltage		1	Vol	IoL = 2 mA	_	_	0.4	V
Input leakage curre	nt (an	y input)	lı(L)	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq 3.6 \text{ V} \\ 3.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.6 \text{ V} \\ \text{Vss} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$	-10	_	10	μΑ
Output leakage curr	ent		lo(L)	0 V ≤ V _{OUT} ≤ 3.6 V Data out disabled	-10	_	10	
Operating current (Average Power		MB81V4400C-60	lcc1	RAS & CAS cycling;	_		61	— mA
supply current)	2	MB81V4400C-70	ICC1	trc = min.	_	_	54	
Standby current		LVTTL level	Icc2	$\overline{RAS} = \overline{CAS} = V_{IH}$			2.0	mA
(Power supply current)		CMOS level	ICC2	RAS = CAS ≥ Vcc −0.2 V	_	_	1.0	
Refresh current#1 (Average power		MB81V4400C-60	I	CAS = V _{IH} , RAS cycling;			61	^
supply current)	2	MB81V4400C-70	Іссз	trc = min.	_	_	54	mA
Fast Page Mode		MB81V4400C-60		RAS = V _{IL} , CAS cycling;			41	0
current	2	MB81V4400C-70	Icc4	tec = min.		_	37	mA
Refresh current#2		MB81V4400C-60		RAS cycling;			49	
(Average power supply current)	2	MB81V4400C-70	Icc5	CAS-before-RAS; trc = min.		_	44	mA
Refresh current#3		MB81V4400C-60		$\overline{RAS} = \overline{CAS} \le 0.2 \text{ V}$			1000	μА
(Average power supply current)		MB81V4400C-70	- Icc9	Self refresh;		_	1000	

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notos	Symbol	MB81V	4400C-60	MB81V4	Unit	
NO.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		tref	_	16.4	_	16.4	ms
2	Random Read/Write Cycle Time		t RC	110	_	125	_	ns
3	Read-Modify-Write Cycle Time		trwc	150	_	170	_	ns
4	Access Time from RAS	6, 9	t rac		60	_	70	ns
5	Access Time from CAS	7, 9	t cac	_	15	_	20	ns
6	Column Address Access Time	8, 9	t AA		30	_	35	ns
7	Output Hold Time		tон	0	_	0	_	ns
8	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
9	Output Buffer Turn off Delay Time	10	t off		15	_	15	ns
10	Transition Time		t⊤	2	50	2	50	ns
11	RAS Precharge Time		t RP	40	_	45	_	ns
12	RAS Pulse Width		tras	60	100000	70	100000	ns
13	RAS Hold Time		t RSH	15	_	20	_	ns
14	CAS to RAS Precharge Time		t CRP	0	_	0	_	ns
15	RAS to CAS Delay Time	11, 12	trcd	20	45	20	50	ns
16	CAS Pulse Width		t cas	15	10000	20	10000	ns
17	CAS Hold Time		t csH	60	_	70	_	ns
18	CAS Precharge Time (Normal)	19	t CPN	10	_	10	_	ns
19	Row Address Set Up Time		tasr	0	_	0	_	ns
20	Row Address Hold Time		t rah	10	_	10	_	ns
21	Column Address Set Up Time		tasc	0	_	0	_	ns
22	Column Address Hold Time		t CAH	12	_	12	_	ns
23	RAS to Column Address Delay Time	13	t RAD	15	30	15	35	ns
24	Column Address to RAS Lead Time		tral	30	_	35	_	ns
25	Column Address to CAS Lead Time		t CAL	30	_	35	_	ns
26	Read Command Set Up Time		trcs	0	_	0	_	ns
27	Read Comman <u>d Ho</u> ld Time Referenced to RAS	14	t rrh	0	_	0	_	ns
28	Read Comman <u>d Ho</u> ld Time Referenced to CAS	14	t RCH	0	_	0	_	ns
29	Write Command Set Up Time	15	twcs	0	_	0	_	ns
30	Write Command Hold Time		twcн	10	_	10	_	ns
31	WE Pulse Width		t wp	10	_	10	_	ns
32	Write Command to RAS Lead Time		trwL	15	_	18	_	ns
33	Write Command to CAS Lead Time		tcwL	15	_	18	_	ns


■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Na	Davamatar Natas	Cumbal	MB81V4	1400C-60	MB81V4	400C-70	Unit
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
34	DIN Set Up Time	t DS	0	_	0	_	ns
35	DIN Hold Time	t DH	10	_	10	_	ns
36	RAS to WE Delay Time	t RWD	80	_	90	_	ns
37	CAS to WE Delay Time	tcwd	35	_	40	_	ns
38	Column Address to WE Delay Time	t awd	50	_	55	_	ns
39	RAS Precharge Time to CAS Active Time (Refresh cycles)	t RPC	5	_	5	_	ns
40	CAS Set Up Time for CAS-before-RAS Refresh	t csr	0	_	0	_	ns
41	CAS Hold Time for CAS-before-RAS Refresh	t CHR	10	_	10	_	ns
42	WE SetUp Time from RAS 20	twsR	0	_	0		ns
43	WE Hold Time from RAS 20	twhr	10	_	10	_	ns
44	Access Time from OE	t oea	_	15	_	20	ns
45	Output Buffer Turn Off Delay from OE	t oez	_	15	_	15	ns
46	OE to RAS Lead Time for Valid Data	toel	10	_	10	_	ns
47	OE Hold Time Referebced to WE	t oeh	0	_	0	_	ns
48	OE to Data in Delay Time	toed	15	_	15	_	ns
49	DIN to CAS Delay Time 17	t DZC	0	_	0	_	ns
50	DIN to OE Delay Time	t DZO	0	_	0	_	ns
51	Fast Page Mode Read/Write Cycle Time	t PC	40	_	45	_	ns
52	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	80	_	85	_	ns
53	Access Time from CAS Precharge 9, 18	t CPA	_	35	_	40	ns
54	Fast Page Mode CAS Precharge Time	t CP	10	_	10	_	ns
55	Fast Page Mode RAS Pulse width	t rasp	_	200000	_	200000	ns
56	Fast Page Mode RAS Hold Time from CAS Precharge	t rhcp	35	_	40	_	ns
57	Fast Page Mode CAS Precharge to WE Delay Time	t cpwd	55	_	60	_	ns

Notes: 1. Referenced to Vss.

- 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - lcc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$, $V_{IL} > -0.3$ V. lcc1, lcc3 and lcc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. lcc4 is specified at one time of address change during one Page cycle.
- 3. An Initial pause (RAS = CAS = V_H) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5$ ns.
- 5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V_{IH} (min.) and V_{IL} (max.) for measuring timing of input signals. Also, the transmission time (t_T) is measured between V_{IH} (min.) and V_{IL} (max.). The output reference levels are $V_{OH} = 2.0 \text{ V}$ and $V_{OL} = 0.8 \text{ V}$.
- 6. Assumes that tRCD ≤ tRCD (max.), tRAD ≤ tRAD (max.). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If $trcd \ge trcd$ (max.), $trad \ge trad$ (max.), and $tasc \ge taa tcac t\tau$, access time is tcac.
- 8. If trad ≥ trad (max.) and tasc 3 taa tcac tt, access time is taa.
- 9. Measured with a load equivalent to one TTL loads and 100 pF.
- 10. toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the trod (max.) limit ensures that trac (max.) can be met. trod (max.) is specified as a reference point only; if trod is greater than the specified trod (max.) limit, access time is controlled exclusively by trac or trad.
- 12. t_{RCD} (min.) = t_{RAH} (min.)+ $2t_{T}$ + t_{ASC} (min.).
- 13. Operation within the trad (max.) limit ensures that trac (max.) can be met. trad (max.) is specified as a reference point only; if trad is greater than the specified trad (max.) limit, access time is controlled exclusively by trac or trad.
- 14. Either trrh or trch must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min.) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min.).
- 17. Either tozc or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing $\overline{\text{CAS}}$ from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
- 19. Assumes that CAS-before-RAS refresh.
- 20. Assumes that Test mode function.





■ FUNCTIONAL TRUTH TABLE


Operation Mode		Clock	Input		Add	Iress	Input	Data	Refresh	Note
Operation wode	RAS	CAS	WE	OE	Row	Column	Input	Output	Kellesii	Note
Standby	Н	Н	Х	Χ	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min.)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min.)
Read-Modify- Write Cycle	L	L	$H \rightarrow L$	$L \rightarrow H$	Valid	Valid	Valid	Valid	Yes*	tcwp ≥ tcwp (min.)
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	Х	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min.)
Hidden Refresh Cycle	$H \rightarrow L$	L	Н	L	_	_	_	Valid	Yes	Previous data is kept.
Test mode Set Cycle (CBR)	L	L	L	Х	_	_	_	High-Z	Yes	$t_{CSR} \ge t_{CSR} \text{ (min.)}$ $t_{WSR} \ge t_{WSR} \text{ (min.)}$
Test mode Set Cycle (Hidden)	$H \rightarrow L$	L	L	Х	_	_	_	Valid	Yes	$t_{CSR} \ge t_{CSR} \text{ (min.)}$ $t_{WSR} \ge t_{WSR} \text{ (min.)}$


X; "H" or "L"


^{*;} It is impossible in Fast Page Mode.

























Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pin is kept in a high-impedance state.




CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.

WE must be held High for the specified set up time (twsR) before RAS goes low in order not to enter "test mode".



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{CAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability.

WE must be held High for the specified set up time (twsR) before RAS goes Low in order not to enter "test mode".



DESCRIPTION


Test Mode;

The purpose of this test mode is to reduce device test time to half of that required to test the device conventionally. The test mode function is entered by performing a $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of eights bits which are selected by the address combination of CA0. In the write mode, data is written into eight cells simultaneously. But the data must be input from all DQ pins. In the read mode, the data of eight cells at the selected addresses are read out from DQ and checked in the following manner

When the eight bits are all "L" or all "H", a "H" level is output.. When the eight bits show a combination of "L" and "H", a "L" level is output..

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 5ns from the specified value in the data sheet..

trc, trwc, trac, tra, tras, tcsh, tral, trwb, tawb, tpc, tprac, tcpa, trace, tcpwb



DDESCRIPTION

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If, after a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₉ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₉ are defined by latching levels on A₀-A₉ at the second falling edge of $\overline{\text{CAS}}$.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Donomoton.	Symbol	MB81V	MB81V4400C-60		MB81V4400C-70		
NO.	Parameter	Syllibol	Min.	Max.	Min.	Max.	Unit	
90	Access Time from CAS	t FCAC	_	35	_	40	ns	
91	Column Address Hold Time	t FCAH	30	_	30	_	ns	
92	CAS to WE Delay Time	trcwd	55	_	60	_	ns	
93	CAS Pulse width	trcas	35	_	40	_	ns	
94	RAS Hold Time	t FRSH	35	_	40	_	ns	

Note. Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V	/4400C-60	MB81V	Unit	
NO.	Faranietei		Min.	Max.	Min.	Max.	Ullit
100	RAS Pulse Width	trass	100	_	100	_	μs
101	RAS Precharge Time	t RPS	110	_	125	_	ns
102	CAS Hold Time	tснs	-50	_	-50	_	ns

Note. Assumes self refresh cycle only

DESCRIPTION


The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter. If \overline{CAS} goes to "L" before \overline{RAS} goes to "L" (CBR) and the condition of \overline{CAS} "L" and \overline{RAS} "L" is kept for term of $\overline{transparante}$ (more than $100\,\mu s$), the device can be entered the self refresh cycle. And after that, refresh operation is automatically executed per fixed interval using internal refresh address counter during " \overline{RAS} =L" and " \overline{CAS} =L".

And exit from self refresh cycle is performed by toggling of \overline{RAS} and \overline{CAS} to "H" with specifying tchs min.

Restruction for Self refresh operation :


For self refresh operation, the notice below must be considered.

- 1) In the case that distribute CBR refresh are operated in read/write cycles
 Self refresh cycles can be executed without special rule if 1024 cycles of distribute CBR refresh are executed within
 tree max..
- 2) In the case that burst CBR refresh or RAS-only refresh are operated in read/write cycles 1024 times of burst CBR refresh or 1024 times of burst RAS-only refresh must be executed before and after Self refresh cycles.




■ PACKAGE DIMENSIONS

(Suffix:-PFTN)



■ PACKAGE DIMENSIONS (Continued)

(Suffix:-PFTR)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554

Tel: 336-1600 Fax: 336-1609 All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

F9607

© FUJITSU LIMITED Printed in Japan